

SIFA on Nonce-based Authenticated Encryption: When does it fail? Application to Ascon

Viet-Sang Nguyen

joint work with Vincent Grosso and Pierre-Louis Cayrel

SESAM Seminars
Saint-Étienne, 3 July 2025



PROPHY ANR-22-CE39-0008-01

What is SIFA?



What is SIFA?



Statistical Ineffective Fault Attack

What is SIFA?



Statistical Ineffective Fault Attack


But what is it exactly? 

Example on AES

✦ State: 4x4 bytes

✦ Operations in a round:

- ▶ SB: SubBytes
- ▶ SR: ShiftRows
- ▶ MC: MixColumns
- ▶ ARK: AddRoundKey



Example on AES

Example on AES


- ✦ Choose an intermediate value v

Example on AES

- ✦ Choose an intermediate value v
- ✦ Cause v biased by faults
(e.g., stuck-at-0)


Example on AES

- ♦ Choose an intermediate value v
- ♦ Cause v biased by faults (e.g., stuck-at-0)




Example on AES

- ♦ Choose an intermediate value v
- ♦ Cause v biased by faults (e.g., stuck-at-0)




Example on AES

- ✦ Choose an intermediate value v
- ✦ Cause v biased by faults (e.g., stuck-at-0)




Example on AES

- ✦ Choose an intermediate value v
- ✦ Cause v biased by faults (e.g., stuck-at-0)




Example on AES

- ✦ Choose an intermediate value v
- ✦ Cause v biased by faults (e.g., stuck-at-0)
- ✦ Collect a number of ciphertexts




Example on AES

- ✦ Choose an intermediate value v
- ✦ Cause v biased by faults (e.g., stuck-at-0)
- ✦ Collect a number of ciphertexts
- ✦ Key recovery: 😈




Example on AES

- ✦ Choose an intermediate value v
- ✦ Cause v biased by faults (e.g., stuck-at-0)
- ✦ Collect a number of ciphertexts
- ✦ Key recovery: 😈
 - ▶ Guess 4 key bytes, compute v




Example on AES

- ✦ Choose an intermediate value v
- ✦ Cause v biased by faults (e.g., stuck-at-0)
- ✦ Collect a number of ciphertexts
- ✦ Key recovery: 😈
 - ▶ Guess 4 key bytes, compute v
 - ▶ If **correct** key guess, v is **biased**




Example on AES

- ✦ Choose an intermediate value v
- ✦ Cause v biased by faults (e.g., stuck-at-0)
- ✦ Collect a number of ciphertexts
- ✦ Key recovery: 😈
 - ▶ Guess 4 key bytes, compute v
 - ▶ If **correct** key guess, v is **biased**
 - ▶ If **wrong** key guess, v is **uniform**



Example on AES


- ✦ Choose an intermediate value v
- ✦ Cause v biased by faults (e.g., stuck-at-0)
- ✦ Collect a number of ciphertexts
- ✦ Key recovery: 😈
 - ▶ Guess 4 key bytes, compute v
 - ▶ If **correct** key guess, v is **biased**
 - ▶ If **wrong** key guess, v is **uniform**



Statistical Fault Attack (SFA) by Fuhr et al., 2013

Example on AES


- ✦ Choose an intermediate value v
- ✦ Cause v biased by faults (e.g., stuck-at-0)
- ✦ Collect a number of ciphertexts
- ✦ Key recovery: 😈
 - ▶ Guess 4 key bytes, compute v
 - ▶ If **correct** key guess, v is **biased**
 - ▶ If **wrong** key guess, v is **uniform**



all = correct + faulty

Statistical Fault Attack (SFA) by Fuhr et al., 2013


- ✦ Choose an intermediate value v
- ✦ Cause v biased by faults (e.g., stuck-at-0)
- ✦ Collect a number of ciphertexts



all = correct + faulty

When a countermeasure is used...


- ✦ Choose an intermediate value v
- ✦ Cause v biased by faults (e.g., stuck-at-0)
- ✦ Collect a number of ciphertexts



all = correct + faulty

When a countermeasure is used...


- ✦ Choose an intermediate value v
- ✦ Cause v biased by faults (e.g., stuck-at-0)
- ✦ Collect a number of ciphertexts



all = correct + ~~faulty~~

When a countermeasure is used...


- ✦ Choose an intermediate value v
- ✦ Cause v biased by faults (e.g., stuck-at-0)
- ✦ Collect a number of ciphertexts
- ✦ Key recovery (still works): 😈
 - ▶ Guess 4 key bytes, compute v
 - ▶ If **correct** key guess, v is **biased**
 - ▶ If **wrong** key guess, v is **uniform**



all = correct + faulty

When a countermeasure is used...

- ✦ Choose an intermediate value v
- ✦ Cause v biased by faults (e.g., stuck-at-0)
- ✦ Collect a number of ciphertexts
- ✦ Key recovery (still works): 😈
 - ▶ Guess 4 key bytes, compute v
 - ▶ If **correct** key guess, v is **biased**
 - ▶ If **wrong** key guess, v is **uniform**



all = correct + ~~faulty~~

Statistical Ineffective Fault Attack (SIFA)
by Dobraunig et al., 2018

Ineffective faults

Ineffective faults

- ✦ Consider 2-bit values

Ineffective faults

✦ Consider 2-bit values $x \xrightarrow{\text{stuck-at-0}} x'$

Ineffective faults

✦ Consider 2-bit values $x \xrightarrow{\text{stuck-at-0}} x'$

		x'			
		00	01	10	11
x	00				
	01				
	10				
	11				

Ineffective faults

✦ Consider 2-bit values $x \xrightarrow{\text{stuck-at-0}} x'$

00 $\xrightarrow{\text{stuck-at-0}}$ 00 Probability: 1

		x'			
		00	01	10	11
x	00				
	01				
	10				
	11				

Ineffective faults

✦ Consider 2-bit values $x \xrightarrow{\text{stuck-at-0}} x'$

$00 \xrightarrow{\text{stuck-at-0}} 00$ Probability: 1

		x'			
		00	01	10	11
x	00	1			
	01				
	10				
	11				

Ineffective faults

✦ Consider 2-bit values $x \xrightarrow{\text{stuck-at-0}} x'$

$00 \xrightarrow{\text{stuck-at-0}} 00$ Probability: 1
 $x \xrightarrow{\text{stuck-at-0}} 00$ Probability: 1

		x'			
		00	01	10	11
x	00	1			
	01				
	10				
	11				

Ineffective faults

✦ Consider 2-bit values $x \xrightarrow{\text{stuck-at-0}} x'$

$00 \xrightarrow{\text{stuck-at-0}} 00$ Probability: 1
 $x \xrightarrow{\text{stuck-at-0}} 00$ Probability: 1

		x'			
		00	01	10	11
x	00	1			
	01	1			
	10	1			
	11	1			

Ineffective faults

✦ Consider 2-bit values $x \xrightarrow{\text{stuck-at-0}} x'$

00 $\xrightarrow{\text{stuck-at-0}}$ 00 Probability: 1

x $\xrightarrow{\text{stuck-at-0}}$ 00 Probability: 1

00 $\xrightarrow{\text{stuck-at-0}}$ 01 Probability: 0

		x'			
		00	01	10	11
x	00	1			
	01	1			
	10	1			
	11	1			

Ineffective faults

✦ Consider 2-bit values $x \xrightarrow{\text{stuck-at-0}} x'$

00 $\xrightarrow{\text{stuck-at-0}}$ 00 Probability: 1

x $\xrightarrow{\text{stuck-at-0}}$ 00 Probability: 1

00 $\xrightarrow{\text{stuck-at-0}}$ 01 Probability: 0

		x'			
		00	01	10	11
x	00	1	0		
	01	1			
	10	1			
	11	1			

Ineffective faults

✦ Consider 2-bit values $x \xrightarrow{\text{stuck-at-0}} x'$

00 $\xrightarrow{\text{stuck-at-0}}$ 00 Probability: 1

x $\xrightarrow{\text{stuck-at-0}}$ 00 Probability: 1

00 $\xrightarrow{\text{stuck-at-0}}$ 01 Probability: 0

x $\xrightarrow{\text{stuck-at-0}}$ $x' \neq 00$ Probability: 0

		x'			
		00	01	10	11
x	00	1	0		
	01	1			
	10	1			
	11	1			

Ineffective faults

✦ Consider 2-bit values $x \xrightarrow{\text{stuck-at-0}} x'$

00 $\xrightarrow{\text{stuck-at-0}}$ 00 Probability: 1

x $\xrightarrow{\text{stuck-at-0}}$ 00 Probability: 1

00 $\xrightarrow{\text{stuck-at-0}}$ 01 Probability: 0

x $\xrightarrow{\text{stuck-at-0}}$ $x' \neq 00$ Probability: 0

		x'			
		00	01	10	11
x	00	1	0	0	0
	01	1	0	0	0
	10	1	0	0	0
	11	1	0	0	0

Ineffective faults

✦ Consider 2-bit values $x \xrightarrow{\text{stuck-at-0}} x'$

$00 \xrightarrow{\text{stuck-at-0}} 00$ Probability: 1
 $x \xrightarrow{\text{stuck-at-0}} 00$ Probability: 1
 $00 \xrightarrow{\text{stuck-at-0}} 01$ Probability: 0
 $x \xrightarrow{\text{stuck-at-0}} x' \neq 00$ Probability: 0

		x'			
		00	01	10	11
x	00	1	0	0	0
	01	1	0	0	0
	10	1	0	0	0
	11	1	0	0	0

biased distribution of ineffective faults

SIFA on Nonce-based Authenticated Encryption

Fault Attacks on Nonce-based Authenticated Encryption: Application to Keyak and Ketje

Christoph Dobraunig¹, Stefan Mangard¹, Florian Mendel², and Robert Primas¹

¹ Graz University of Technology, Austria
first.last@iaik.tugraz.at

² Infineon Technologies AG, Germany
florian.mendel@infineon.com

Dobraunig et al., 2019

- ✦ Proposed generic strategy to apply SIFA on Nonce-based AE

Fault Attacks on Nonce-based Authenticated Encryption: Application to Keyak and Ketje

Christoph Dobraunig¹, Stefan Mangard¹, Florian Mendel², and Robert Primas¹

¹ Graz University of Technology, Austria
first.last@iaik.tugraz.at

² Infineon Technologies AG, Germany
florian.mendel@infineon.com

Dobraunig et al., 2019

- ✦ Proposed generic strategy to apply SIFA on Nonce-based AE

Fault Attacks on Nonce-based Authenticated Encryption: Application to Keyak and Ketje

Christoph Dobraunig¹, Stefan Mangard¹, Florian Mendel², and Robert Primas¹

- ✦ Demonstrated on 2 ciphers

¹ Graz University of Technology, Austria

`first.last@iaik.tugraz.at`

² Infineon Technologies AG, Germany

`florian.mendel@infineon.com`

Dobraunig et al., 2019

- ✦ Proposed generic strategy to apply SIFA on Nonce-based AE

Fault Attacks on Nonce-based Authenticated Encryption: Application to Keyak and Ketje

Christoph Dobraunig¹, Stefan Mangard¹, Florian Mendel², and Robert Primas¹

- ✦ Demonstrated on 2 ciphers

¹ Graz University of Technology, Austria
first.last@iaik.tugraz.at

² Infineon Technologies AG, Germany
florian.mendel@infineon.com

- ✦ Conjectured that this attack strategy is applicable to Ascon (new standard)

Dobraunig et al., 2019

- ✦ Proposed generic strategy to apply SIFA on Nonce-based AE

Fault Attacks on Nonce-based Authenticated Encryption: Application to Keyak and Ketje

Christoph Dobraunig¹, Stefan Mangard¹, Florian Mendel², and Robert Primas¹

- ✦ Demonstrated on 2 ciphers


¹ Graz University of Technology, Austria
first.last@iaik.tugraz.at

² Infineon Technologies AG, Germany
florian.mendel@infineon.com


- ✦ Conjectured that this attack strategy is applicable to Ascon (new standard)

Hum, let's try ! 😈

Ascon




Permutation blocks




- p^a : 12 permutation rounds ($a = 12$)
- p^b : 8 permutation rounds ($b = 8$)


Key (128 bits)




Nonce (128 bits)




Initialization vector




Associated data




Plaintext / Ciphertext




Verification tag







Focus on 1st round of initialization




Focus on 1st round of initialization



Focus on 1st round of initialization



Focus on 1st round of initialization



Initialization

Associated Data

Plaintext

Finalization


Control the nonce N

Guess the key K

1st round computation


1st round computation

On 320-bit state = 5 x 64-bit words



1st round computation


On 320-bit state = 5 x 64-bit words



Input of the first round:

1st round computation

On 320-bit state = 5 x 64-bit words




Input of the first round:

- 128-bit key : $K = (k_0, k_1)$
- 128-bit nonce : $N = (n_0, n_1)$
- 64-bit init. vector : IV

1st round computation

On 320-bit state = 5 x 64-bit words




Input of the first round:

- 128-bit key : $K = (k_0, k_1)$
- 128-bit nonce : $N = (n_0, n_1)$
- 64-bit init. vector : IV

1st round computation

On 320-bit state = 5 x 64-bit words



Input of the first round:

- 128-bit key : $K = (k_0, k_1)$
- 128-bit nonce : $N = (n_0, n_1)$
- 64-bit init. vector : IV

3 operations in a round


1st round computation

On 320-bit state = 5 x 64-bit words

Input of the first round:

- 128-bit key : $K = (k_0, k_1)$
- 128-bit nonce : $N = (n_0, n_1)$
- 64-bit init. vector : IV

3 operations in a round



(1) Constant addition


1st round computation

On 320-bit state = 5 x 64-bit words


Input of the first round:

- 128-bit key : $K = (k_0, k_1)$
- 128-bit nonce : $N = (n_0, n_1)$
- 64-bit init. vector : IV

3 operations in a round



(1) Constant addition



(2) Substitution *(vertical)*


1st round computation

On 320-bit state = 5 x 64-bit words


Input of the first round:

- 128-bit key : $K = (k_0, k_1)$
- 128-bit nonce : $N = (n_0, n_1)$
- 64-bit init. vector : IV


3 operations in a round



(1) Constant addition



(2) Substitution *(vertical)*




(3) Linear diffusion *(horizontal)*


State changes in 1st round

IV	
k_0	
k_1	
n_0	
n_1	


State changes in 1st round




State changes in 1st round




Apply Dobraunig et al.'s attack strategy




Apply Dobraunig et al.'s attack strategy



Apply Dobraunig et al.'s attack strategy




Apply Dobraunig et al.'s attack strategy




Apply Dobraunig et al.'s attack strategy

biased distribution
(under ineffective faults)


intermediate value z_0^j



Apply Dobraunig et al.'s attack strategy



Apply Dobraunig et al.'s attack strategy



But we found problems ! 🤔

Problem 1:

Possibly impractical to have enough ineffective faults

Problem 1:
Possibly impractical to have enough ineffective faults
(with **instruction-skip** faults)

Instruction skip: XOR

Instruction skip: XOR

OP₀ R₂ — —

...

XOR R₂ R₁ R₀

...

OP₂ — R₂ —

Scenario 1 : $R_2 = R_1 \oplus R_0$

Instruction skip: XOR

	No fault	Fault occurs
OP ₀ R ₂ — —		
...		
XOR R ₂ R ₁ R ₀		
...		
OP ₂ — R ₂ —		
Scenario 1 : R ₂ = R ₁ ⊕ R ₀		

Instruction skip: XOR

	No fault	Fault occurs
OP ₀ R ₂ — —	$R_2 = v_2$	
...		
XOR R ₂ R ₁ R ₀		
...		
OP ₂ — R ₂ —		
Scenario 1 : $R_2 = R_1 \oplus R_0$		

Instruction skip: XOR

	No fault	Fault occurs
OP ₀ R ₂ — —	$R_2 = v_2$	
...		
XOR R ₂ R ₁ R ₀	$R_2 = v'_2 = v_1 \oplus v_0$	
...		
OP ₂ — R ₂ —		
Scenario 1 : R ₂ = R ₁ $\oplus$ R ₀		

Instruction skip: XOR

	No fault	Fault occurs
OP ₀ R ₂ — —	$R_2 = v_2$	
...		
XOR R ₂ R ₁ R ₀	$R_2 = v'_2 = v_1 \oplus v_0$	
...		
OP ₂ — R ₂ —	v'_2 is used	
Scenario 1 : $R_2 = R_1 \oplus R_0$		

Instruction skip: XOR

	No fault	Fault occurs
OP ₀ R ₂ — —	$R_2 = v_2$	$R_2 = v_2$
...		
XOR R ₂ R ₁ R ₀	$R_2 = v'_2 = v_1 \oplus v_0$	
...		
OP ₂ — R ₂ —	v'_2 is used	
Scenario 1 : $R_2 = R_1 \oplus R_0$		

Instruction skip: XOR

	No fault	Fault occurs
OP ₀ R ₂ — —	$R_2 = v_2$	$R_2 = v_2$
...		
XOR R ₂ R ₁ R ₀	$R_2 = v'_2 = v_1 \oplus v_0$	(skipped)
...		
OP ₂ — R ₂ —	v'_2 is used	
Scenario 1 : $R_2 = R_1 \oplus R_0$		

Instruction skip: XOR

	No fault	Fault occurs
OP ₀ R ₂ — —	$R_2 = v_2$	$R_2 = v_2$
...		
XOR R ₂ R ₁ R ₀	$R_2 = v'_2 = v_1 \oplus v_0$	(skipped)
...		
OP ₂ — R ₂ —	v'_2 is used	v_2 is used
Scenario 1 : $R_2 = R_1 \oplus R_0$		

Instruction skip: XOR

OP₀ R₂ — —

...

XOR R₂ R₁ R₀

...

OP₂ — R₂ —

Scenario 1 : $R_2 = R_1 \oplus R_0$

No fault

$$R_2 = v_2$$

$$R_2 = v'_2 = v_1 \oplus v_0$$

v'_2 is used

Fault occurs

$$R_2 = v_2$$

(skipped)

v_2 is used

Ineffective fault if $v_2 = v'_2$

Instruction skip: XOR

	No fault	Fault occurs
OP ₀ R ₂ — —	$R_2 = v_2$	$R_2 = v_2$
...		
XOR R ₂ R ₁ R ₀	$R_2 = v'_2 = v_1 \oplus v_0$	(skipped)
...		
OP ₂ — R ₂ —	v'_2 is used	v_2 is used
Scenario 1 : $R_2 = R_1 \oplus R_0$	 Ineffective fault if $v_2 = v'_2$	

Suppose v_0, v_1, v_2 are uniform,

Instruction skip: XOR

	No fault	Fault occurs
OP ₀ R ₂ — —	$R_2 = v_2$	$R_2 = v_2$
...		
XOR R ₂ R ₁ R ₀	$R_2 = v'_2 = v_1 \oplus v_0$	(skipped)
...		
OP ₂ — R ₂ —	v'_2 is used	v_2 is used
Scenario 1 : $R_2 = R_1 \oplus R_0$	Ineffective fault if $v_2 = v'_2$	

Suppose v_0, v_1, v_2 are uniform, then $\Pr[v_2 = v'_2] = 0.5^w$, w is register bit-width

Instruction skip: XOR

	No fault	Fault occurs
OP ₀ R ₂ — —	$R_2 = v_2$	$R_2 = v_2$
...		
XOR R ₂ R ₁ R ₀	$R_2 = v'_2 = v_1 \oplus v_0$	(skipped)
...		
OP ₂ — R ₂ —	v'_2 is used	v_2 is used
Scenario 1 : $R_2 = R_1 \oplus R_0$	Ineffective fault if $v_2 = v'_2$	

Suppose v_0, v_1, v_2 are uniform, then $\Pr[v_2 = v'_2] = 0.5^w$, w is register bit-width

Architecture	8-bit	32-bit	64-bit
$\Pr[v_2 = v'_2]$			

Instruction skip: XOR

				No fault	Fault occurs
OP ₀	R ₂	—	—	$R_2 = v_2$	$R_2 = v_2$
...					
XOR	R ₂	R ₁	R ₀	$R_2 = v'_2 = v_1 \oplus v_0$	(skipped)
...					
OP ₂	—	R ₂	—	v'_2 is used	v_2 is used
Scenario 1 : $R_2 = R_1 \oplus R_0$				Ineffective fault if $v_2 = v'_2$	

Suppose v_0, v_1, v_2 are uniform, then $\Pr[v_2 = v'_2] = 0.5^w$, w is register bit-width

Architecture	8-bit	32-bit	64-bit
$\Pr[v_2 = v'_2]$	≈ 0.0039		
	👿		

Instruction skip: XOR

	No fault	Fault occurs
OP ₀ R ₂ — —	$R_2 = v_2$	$R_2 = v_2$
...		
XOR R ₂ R ₁ R ₀	$R_2 = v'_2 = v_1 \oplus v_0$	(skipped)
...		
OP ₂ — R ₂ —	v'_2 is used	v_2 is used
Scenario 1 : $R_2 = R_1 \oplus R_0$	Ineffective fault if $v_2 = v'_2$	

Suppose v_0, v_1, v_2 are uniform, then $\Pr[v_2 = v'_2] = 0.5^w$, w is register bit-width

Architecture	8-bit	32-bit	64-bit
$\Pr[v_2 = v'_2]$	≈ 0.0039	≈ 0	
			

Instruction skip: XOR

	No fault	Fault occurs
OP ₀ R ₂ — —	$R_2 = v_2$	$R_2 = v_2$
...		
XOR R ₂ R ₁ R ₀	$R_2 = v'_2 = v_1 \oplus v_0$	(skipped)
...		
OP ₂ — R ₂ —	v'_2 is used	v_2 is used
Scenario 1 : $R_2 = R_1 \oplus R_0$	Ineffective fault if $v_2 = v'_2$	

Suppose v_0, v_1, v_2 are uniform, then $\Pr[v_2 = v'_2] = 0.5^w$, w is register bit-width

Architecture	8-bit	32-bit	64-bit
$\Pr[v_2 = v'_2]$	≈ 0.0039	≈ 0	≈ 0
	😈	😈	😈

Instruction skip: XOR

	No fault	Fault occurs
OP ₀ R ₂ — —	$R_2 = v_2$	$R_2 = v_2$
...		
XOR R ₂ R ₁ R ₀	$R_2 = v'_2 = v_1 \oplus v_0$	(skipped)
...		
OP ₂ — R ₂ —	v'_2 is used	v_2 is used
Scenario 1 : $R_2 = R_1 \oplus R_0$	Ineffective fault if $v_2 = v'_2$	

Suppose v_0, v_1, v_2 are uniform, then $\Pr[v_2 = v'_2] = 0.5^w$, w is register bit-width

Architecture	8-bit	32-bit	64-bit
$\Pr[v_2 = v'_2]$	≈ 0.0039 😈	≈ 0 😡	≈ 0 😡

Impractical to obtain ineffective fault ! 😡

Instruction skip: XOR

OP₀ R₂ — —

...

XOR R₂ R₁ R₀

...

OP₂ — R₂ —

Scenario 1 : $R_2 = R_1 \oplus R_0$

$$R_2 = v_2$$

$$R_2 = v'_2 = v_1 \oplus v_0$$

v'_2 is used

Instruction skip: XOR

OP₀ R₂ — —

...

XOR R₂ R₁ R₀

...

OP₂ — R₂ —

Scenario 1 : R₂ = R₁ ⊕ R₀

$$R_2 = v_2$$

$$R_2 = v'_2 = v_1 \oplus v_0$$

→ in ARM

v'_2 is used

Instruction skip: XOR

OP₀ R₂ — —

...

XOR R₂ R₁ R₀

...

OP₂ — R₂ —

Scenario 1 : $R_2 = R_1 \oplus R_0$

$$R_2 = v_2$$

$$R_2 = v'_2 = v_1 \oplus v_0$$

→ in ARM

v'_2 is used

OP₀ R₂ — —

...

XOR R₂ R₂ R₀

...

OP₂ — R₂ —

Scenario 2 : $R_2 = R_2 \oplus R_0$

Instruction skip: XOR

OP₀ R₂ — —

...

XOR R₂ R₁ R₀

...

OP₂ — R₂ —

Scenario 1 : $R_2 = R_1 \oplus R_0$

$$R_2 = v_2$$

$$R_2 = v'_2 = v_1 \oplus v_0$$

→ in ARM

v'_2 is used

OP₀ R₂ — —

...

XOR R₂ R₂ R₀

...

OP₂ — R₂ —

Scenario 2 : $R_2 = R_2 \oplus R_0$

$$R_2 = v_2$$

Instruction skip: XOR

OP₀ R₂ — —

...

XOR R₂ R₁ R₀

...

OP₂ — R₂ —

Scenario 1 : $R_2 = R_1 \oplus R_0$

$$R_2 = v_2$$

$$R_2 = v'_2 = v_1 \oplus v_0$$

→ in ARM

v'_2 is used

OP₀ R₂ — —

...

XOR R₂ R₂ R₀

...

OP₂ — R₂ —

Scenario 2 : $R_2 = R_2 \oplus R_0$

$$R_2 = v_2$$

$$R_2 = v'_2 = v_2 \oplus v_0$$

Instruction skip: XOR

OP₀ R₂ — —

...

XOR R₂ R₁ R₀

...

OP₂ — R₂ —

Scenario 1 : R₂ = R₁ ⊕ R₀

$$R_2 = v_2$$

$$R_2 = v'_2 = v_1 \oplus v_0$$

→ in ARM

v'_2 is used

OP₀ R₂ — —

...


XOR R₂ R₂ R₀

...

OP₂ — R₂ —

Scenario 2 : R₂ = R₂ ⊕ R₀

$$R_2 = v_2$$

$$R_2 = v'_2 = v_2 \oplus v_0$$


Instruction skip: XOR

OP₀ R₂ — —

...

XOR R₂ R₁ R₀

...

OP₂ — R₂ —

Scenario 1 : R₂ = R₁ ⊕ R₀

$$R_2 = v_2$$

$$R_2 = v'_2 = v_1 \oplus v_0$$

→ in ARM

v'₂ is used

OP₀ R₂ — —

...

XOR R₂ R₂ R₀

...

OP₂ — R₂ —

Scenario 2 : R₂ = R₂ ⊕ R₀

$$R_2 = v_2$$

$$R_2 = v'_2 = v_2 \oplus v_0$$

v'₂ is used

Instruction skip: XOR

OP₀ R₂ — —

...

XOR R₂ R₁ R₀

...

OP₂ — R₂ —

Scenario 1 : R₂ = R₁ ⊕ R₀

$$R_2 = v_2$$

$$R_2 = v'_2 = v_1 \oplus v_0$$

→ in ARM

v'_2 is used

OP₀ R₂ — —

...

XOR R₂ R₂ R₀

...

OP₂ — R₂ —

Scenario 2 : R₂ = R₂ ⊕ R₀

$$R_2 = v_2$$

$$R_2 = v'_2 = v_2 \oplus v_0$$

→ in AVR

v'_2 is used

Instruction skip: XOR, AND, NOT

XOR (scenario 1)

$$\Pr[v_2 = v'_2] = 0.5^w$$

XOR (scenario 2)

$$\Pr[v_2 = v'_2] = 0.5^w$$

Instruction skip: XOR, AND, NOT

XOR (scenario 1)

$$\Pr[v_2 = v'_2] = 0.5^w$$

XOR (scenario 2)

$$\Pr[v_2 = v'_2] = 0.5^w$$

AND (scenario 1)

$$\Pr[v_2 = v'_2] = 0.5^w$$

AND (scenario 2)

$$\Pr[v_2 = v'_2] = 0.75^w$$

Instruction skip: XOR, AND, NOT

XOR (scenario 1) $\Pr[v_2 = v'_2] = 0.5^w$

XOR (scenario 2) $\Pr[v_2 = v'_2] = 0.5^w$

AND (scenario 1) $\Pr[v_2 = v'_2] = 0.5^w$


AND (scenario 2) $\Pr[v_2 = v'_2] = 0.75^w$

NOT (scenario 1) $\Pr[v_2 = v'_2] = 0.5^w$

NOT (scenario 2) 0

Implementations of Ascon


On 320-bit state = 5 x 64-bit words



Implementations of Ascon

On 320-bit state = 5 x 64-bit words


64-bit implementation →




Implementations of Ascon

On 320-bit state = 5 x 64-bit words

64-bit implementation →




32-bit implementation →




Implementations of Ascon

On 320-bit state = 5 x 64-bit words


64-bit implementation →



32-bit implementation →



8-bit implementation →



Apply to 8-bit implementation of Ascon

Skipped Instruction	# Ineffective Faults	Empirical Probability	Theoretical Probability
XOR S1			
XOR S2			
AND S1			
AND S2			
NOT S1			
NOT S2			

Apply to 8-bit implementation of Ascon

♦ $w = 8$

Skipped Instruction	# Ineffective Faults	Empirical Probability	Theoretical Probability
XOR S1			
XOR S2			
AND S1			
AND S2			
NOT S1			
NOT S2			

Apply to 8-bit implementation of Ascon

♦ $w = 8$

Skipped Instruction	# Ineffective Faults	Empirical Probability	Theoretical Probability
XOR S1			0.0039
XOR S2			0.0039
AND S1			0.0039
AND S2			0.1001
NOT S1			0.0039
NOT S2			0

Apply to 8-bit implementation of Ascon

- ♦ $w = 8$
- ♦ 20,000 executions with random inputs

Skipped Instruction	# Ineffective Faults	Empirical Probability	Theoretical Probability
XOR S1			0.0039
XOR S2			0.0039
AND S1			0.0039
AND S2			0.1001
NOT S1			0.0039
NOT S2			0

Apply to 8-bit implementation of Ascon

- ♦ $w = 8$
- ♦ 20,000 executions with random inputs

Skipped Instruction	# Ineffective Faults	Empirical Probability	Theoretical Probability
XOR S1	81		0.0039
XOR S2	79		0.0039
AND S1	80		0.0039
AND S2	2011		0.1001
NOT S1	74		0.0039
NOT S2	0		0

Apply to 8-bit implementation of Ascon

- ♦ $w = 8$
- ♦ 20,000 executions with random inputs

Skipped Instruction	# Ineffective Faults	Empirical Probability	Theoretical Probability
XOR S1	81	0.0040	0.0039
XOR S2	79	0.0040	0.0039
AND S1	80	0.0040	0.0039
AND S2	2011	0.1006	0.1001
NOT S1	74	0.0037	0.0039
NOT S2	0	0	0

Apply to 8-bit implementation of Ascon

- ♦ $w = 8$
- ♦ 20,000 executions with random inputs

Skipped Instruction	# Ineffective Faults	Empirical Probability	Theoretical Probability
XOR S1	81	0.0040	0.0039
XOR S2	79	0.0040	0.0039
AND S1	80	0.0040	0.0039
AND S2	2011	0.1006	0.1001
NOT S1	74	0.0037	0.0039
NOT S2	0	0	0


This confirms our analysis 

Problem 2:
Intermediate value remains uniform


Problem 2:
Intermediate value remains uniform

(with **instruction-skip** on **8-bit** implementation)

Apply Dobraunig et al.'s attack strategy




Apply Dobraunig et al.'s attack strategy



Apply Dobraunig et al.'s attack strategy

intermediate value z_0^j

$$z_0^j = y_0^j \oplus y_0^{j+19} \oplus y_0^{j+45}$$




8-bit implementation

Apply Dobraunig et al.'s attack strategy

An instruction skip
does not affect all 3 bits

intermediate value z_0^j

$$z_0^j = y_0^j \oplus y_0^{j+19} \oplus y_0^{j+45}$$




Apply Dobraunig et al.'s attack strategy

An instruction skip
does not affect all 3 bits

intermediate value z_0^j

$$z_0^j = y_0^j \oplus y_0^{j+19} \oplus y_0^{j+45}$$

→ z_0^j remains uniform



8-bit implementation

Apply Dobraunig et al.'s attack strategy


An instruction skip
does not affect all 3 bits

intermediate value z_0^j

$$z_0^j = y_0^j \oplus y_0^{j+19} \oplus y_0^{j+45}$$

→ z_0^j remains uniform

→ SIFA is not applicable 😡



8-bit implementation

Apply Dobraunig et al.'s attack strategy

An instruction skip
does not affect all 3 bits


intermediate value z_0^j

$$z_0^j = y_0^j \oplus y_0^{j+19} \oplus y_0^{j+45}$$

→ z_0^j remains uniform

→ SIFA is not applicable 😡

Need formal proof? 🤔 → read our paper 📄



8-bit implementation

Apply to 8-bit implementation of Ascon

Skipped Instruction	# Ineff. Faults	Emp. Prob. (Pr[0] / Pr[1])	Theo. Prob. (Pr[0] / Pr[1])
XOR S1			
XOR S2			
AND S1			
AND S2			
NOT S1			
NOT S2			

Apply to 8-bit implementation of Ascon

♦ $w = 8$

Skipped Instruction	# Ineff. Faults	Emp. Prob. (Pr[0] / Pr[1])	Theo. Prob. (Pr[0] / Pr[1])
XOR S1			
XOR S2			
AND S1			
AND S2			
NOT S1			
NOT S2			

Apply to 8-bit implementation of Ascon

- ♦ $w = 8$
- ♦ 20,000 executions with random inputs

Skipped Instruction	# Ineff. Faults	Emp. Prob. (Pr[0] / Pr[1])	Theo. Prob. (Pr[0] / Pr[1])
XOR S1			
XOR S2			
AND S1			
AND S2			
NOT S1			
NOT S2			

Apply to 8-bit implementation of Ascon

- ♦ $w = 8$
- ♦ 20,000 executions with random inputs

Skipped Instruction	# Ineff. Faults	Emp. Prob. (Pr[0] / Pr[1])	Theo. Prob. (Pr[0] / Pr[1])
XOR S1			0.5 / 0.5
XOR S2			0.5 / 0.5
AND S1			0.5 / 0.5
AND S2			0.5 / 0.5
NOT S1			0.5 / 0.5
NOT S2			- / -

Apply to 8-bit implementation of Ascon

- ♦ $w = 8$
- ♦ 20,000 executions with random inputs

Skipped Instruction	# Ineff. Faults	Emp. Prob. (Pr[0] / Pr[1])	Theo. Prob. (Pr[0] / Pr[1])
XOR S1	81		0.5 / 0.5
XOR S2	79		0.5 / 0.5
AND S1	80		0.5 / 0.5
AND S2	2011		0.5 / 0.5
NOT S1	74		0.5 / 0.5
NOT S2	0		- / -

Apply to 8-bit implementation of Ascon

- ♦ $w = 8$
- ♦ 20,000 executions with random inputs

Skipped Instruction	# Ineff. Faults	Emp. Prob. (Pr[0] / Pr[1])	Theo. Prob. (Pr[0] / Pr[1])
XOR S1	81	0.54 / 0.46	0.5 / 0.5
XOR S2	79	0.44 / 0.56	0.5 / 0.5
AND S1	80	0.53 / 0.47	0.5 / 0.5
AND S2	2011	0.52 / 0.48	0.5 / 0.5
NOT S1	74	0.42 / 0.58	0.5 / 0.5
NOT S2	0	- / -	- / -

Summary

Main points

Main points

- ✦ Probability of an ineffective fault depends on
 - ▶ Instruction type
 - ▶ Architecture

Main points

✦ Probability of an ineffective fault depends on

- ▶ Instruction type
- ▶ Architecture

Other instructions (OR, ROL,...)? 🤔

Main points

✦ Probability of an ineffective fault depends on

- ▶ Instruction type
- ▶ Architecture

Other instructions (OR, ROL,...)? 🤔

Input data is not uniform? 🤔

Main points

✦ Probability of an ineffective fault depends on

- ▶ Instruction type
- ▶ Architecture

Other instructions (OR, ROL,...)? 🤔

Input data is not uniform? 🤔

✦ Intermediate value may not unexpectedly be biased

- ▶ demonstrated on 8-bit implementation of Ascon
- ▶ failed to apply SIFA

Main points

✦ Probability of an ineffective fault depends on

- ▶ Instruction type
- ▶ Architecture

Other instructions (OR, ROL,...)? 🤔

Input data is not uniform? 🤔

✦ Intermediate value may not unexpectedly be biased

- ▶ demonstrated on 8-bit implementation of Ascon
- ▶ failed to apply SIFA

Choose another intermediate value? 🤔

SIFA on Nonce-based Authenticated Encryption: When does it fail? Application to Ascon

Viet-Sang Nguyen

joint work with Vincent Grosso and Pierre-Louis Cayrel

SESAM Seminars
Saint-Étienne, 3 July 2025



PROPHY ANR-22-CE39-0008-01