

SIFA on Nonce-based Authenticated Encryption: When does it fail? Application to Ascon

Viet-Sang Nguyen

joint work with Vincent Grosso and Pierre-Louis Cayrel

FDTC

Kuala Lumpur, 14 September 2025




PROPHY ANR-22-CE39-0008-01

SIFA


Statistical Ineffective Fault Attack

Example on AES




Example on AES

- ◆ Choose an intermediate value v




Example on AES

- ♦ Choose an intermediate value v
- ♦ Force v **biased** by faults (e.g., stuck-at-0)




Example on AES

- ♦ Choose an intermediate value v
- ♦ Force v **biased** by faults (e.g., stuck-at-0)




Example on AES

- ✦ Choose an intermediate value v
- ✦ Force v **biased** by faults (e.g., stuck-at-0)




Example on AES

- ✦ Choose an intermediate value v
- ✦ Force v **biased** by faults (e.g., stuck-at-0)
- ✦ Collect a number of ciphertexts




Example on AES

- ✦ Choose an intermediate value v
- ✦ Force v **biased** by faults (e.g., stuck-at-0)
- ✦ Collect a number of ciphertexts
- ✦ Key recovery: 😈
 - ▶ Guess 4 key bytes, compute v





Example on AES

- ✦ Choose an intermediate value v
- ✦ Force v **biased** by faults (e.g., stuck-at-0)
- ✦ Collect a number of ciphertexts
- ✦ Key recovery: 😈
 - ▶ Guess 4 key bytes, compute v
 - ▶ If **correct** key guess, v is **biased** 
 - ▶ If wrong key guess, v is uniform 




Example on AES


- ✦ Choose an intermediate value v
- ✦ Force v **biased** by faults (e.g., stuck-at-0)
- ✦ Collect a number of ciphertexts
- ✦ Key recovery: 😈
 - ▶ Guess 4 key bytes, compute v
 - ▶ If **correct** key guess, v is **biased** 
 - ▶ If wrong key guess, v is uniform 



Statistical Fault Attack (SFA) by Fuhr et al., 2013

Example on AES


- ✦ Choose an intermediate value v
- ✦ Force v **biased** by faults (e.g., stuck-at-0)
- ✦ Collect a number of ciphertexts
- ✦ Key recovery: 😈
 - ▶ Guess 4 key bytes, compute v
 - ▶ If **correct** key guess, v is **biased** 
 - ▶ If wrong key guess, v is uniform 



all = correct + faulty

Statistical Fault Attack (SFA) by Fuhr et al., 2013


- ✦ Choose an intermediate value v
- ✦ Force v **biased** by faults
(e.g., stuck-at-0)
- ✦ Collect a number of ciphertexts



all = correct + faulty

When a countermeasure is used...


- ✦ Choose an intermediate value v
- ✦ Force v **biased** by faults (e.g., stuck-at-0)
- ✦ Collect a number of ciphertexts



all = correct + faulty


When a countermeasure is used...


- ✦ Choose an intermediate value v
- ✦ Force v **biased** by faults (e.g., stuck-at-0)
- ✦ Collect a number of ciphertexts



all = correct + ~~faulty~~


When a countermeasure is used...


- ✦ Choose an intermediate value v
- ✦ Force v **biased** by faults (e.g., stuck-at-0)
- ✦ Collect a number of ciphertexts
- ✦ Key recovery (still works): 😈
 - ▶ Guess 4 key bytes, compute v
 - ▶ If **correct** key guess, v is **biased** 
 - ▶ If wrong key guess, v is uniform 



all = correct + ~~faulty~~

When a countermeasure is used...

- ✦ Choose an intermediate value v
- ✦ Force v **biased** by faults (e.g., stuck-at-0)
- ✦ Collect a number of ciphertexts
- ✦ Key recovery (still works): 😈
 - ▶ Guess 4 key bytes, compute v
 - ▶ If **correct** key guess, v is **biased** 
 - ▶ If wrong key guess, v is uniform 



~~all = correct + faulty~~

Statistical Ineffective Fault Attack (SIFA)
by Dobraunig et al., 2018

SIFA on Nonce-based Authenticated Encryption

Dobraunig et al., SAC 2018

Fault Attacks on Nonce-based Authenticated Encryption: Application to Keyak and Ketje

Christoph Dobraunig¹, Stefan Mangard¹, Florian Mendel², and Robert Primas¹

¹ Graz University of Technology, Austria
`first.last@iaik.tugraz.at`

² Infineon Technologies AG, Germany
`florian.mendel@infineon.com`

Dobraunig et al., SAC 2018

- ✦ Proposed generic strategy to apply SIFA on Nonce-based AE

Fault Attacks on Nonce-based Authenticated Encryption: Application to Keyak and Ketje

Christoph Dobraunig¹, Stefan Mangard¹, Florian Mendel², and Robert Primas¹

¹ Graz University of Technology, Austria
`first.last@iaik.tugraz.at`

² Infineon Technologies AG, Germany
`florian.mendel@infineon.com`

Dobraunig et al., SAC 2018

- ✦ Proposed generic strategy to apply SIFA on Nonce-based AE
- ✦ Demonstrated on 2 ciphers: Kayak and Ketje

Fault Attacks on Nonce-based Authenticated Encryption: Application to Keyak and Ketje

Christoph Dobraunig¹, Stefan Mangard¹, Florian Mendel², and Robert Primas¹

¹ Graz University of Technology, Austria
first.last@iaik.tugraz.at

² Infineon Technologies AG, Germany
florian.mendel@infineon.com

Dobraunig et al., SAC 2018

- ✦ Proposed generic strategy to apply SIFA on Nonce-based AE

Fault Attacks on Nonce-based Authenticated Encryption: Application to Keyak and Ketje

Christoph Dobraunig¹, Stefan Mangard¹, Florian Mendel², and Robert Primas¹

- ✦ Demonstrated on 2 ciphers: Kayak and Ketje

¹ Graz University of Technology, Austria
first.last@iaik.tugraz.at

² Infineon Technologies AG, Germany
florian.mendel@infineon.com

- ✦ Conjectured that this attack strategy is applicable to Ascon (new standard)

Dobraunig et al., SAC 2018

- ✦ Proposed generic strategy to apply SIFA on Nonce-based AE

Fault Attacks on Nonce-based Authenticated Encryption: Application to Keyak and Ketje

Christoph Dobraunig¹, Stefan Mangard¹, Florian Mendel², and Robert Primas¹

- ✦ Demonstrated on 2 ciphers: Kayak and Ketje


¹ Graz University of Technology, Austria
first.last@iaik.tugraz.at

² Infineon Technologies AG, Germany
florian.mendel@infineon.com


- ✦ Conjectured that this attack strategy is applicable to Ascon (new standard)

Hum, let's try ! 😈

Ascon




Permutation blocks




- p^a : 12 permutation rounds ($a = 12$)
- p^b : 8 permutation rounds ($b = 8$)

Key (128 bits)




Nonce (128 bits)







Associated data




Plaintext / Ciphertext




Verification tag







Focus on 1st round of initialization



Focus on 1st round of initialization



Focus on 1st round of initialization




Control the nonce N

Guess the key K

1st round computation


1st round computation

On 320-bit state = 5 x 64-bit words



1st round computation

On 320-bit state = 5 x 64-bit words




Input of the first round:

- 128-bit key : $K = (k_0, k_1)$
- 128-bit nonce : $N = (n_0, n_1)$
- 64-bit init. vector : IV

1st round computation

On 320-bit state = 5 x 64-bit words




Input of the first round:

- 128-bit key : $K = (k_0, k_1)$
- 128-bit nonce : $N = (n_0, n_1)$
- 64-bit init. vector : IV

1st round computation

On 320-bit state = 5 x 64-bit words



Input of the first round:

- 128-bit key : $K = (k_0, k_1)$
- 128-bit nonce : $N = (n_0, n_1)$
- 64-bit init. vector : IV

3 operations in a round


1st round computation

On 320-bit state = 5 x 64-bit words

Input of the first round:

- 128-bit key : $K = (k_0, k_1)$
- 128-bit nonce : $N = (n_0, n_1)$
- 64-bit init. vector : IV

3 operations in a round




1st round computation

On 320-bit state = 5 x 64-bit words


Input of the first round:

- 128-bit key : $K = (k_0, k_1)$
- 128-bit nonce : $N = (n_0, n_1)$
- 64-bit init. vector : IV

3 operations in a round



(1) Constant addition



(2) Substitution *(vertical)*


1st round computation

On 320-bit state = 5 x 64-bit words


Input of the first round:

- 128-bit key : $K = (k_0, k_1)$
- 128-bit nonce : $N = (n_0, n_1)$
- 64-bit init. vector : IV


3 operations in a round



(1) Constant addition



(2) Substitution *(vertical)*




(3) Linear diffusion *(horizontal)*


State changes in 1st round

IV	
k_0	
k_1	
n_0	
n_1	


State changes in 1st round




State changes in 1st round




Apply Dobraunig et al.'s attack strategy




Apply Dobraunig et al.'s attack strategy



Apply Dobraunig et al.'s attack strategy




Apply Dobraunig et al.'s attack strategy




Apply Dobraunig et al.'s attack strategy

biased distribution
(under ineffective faults)


intermediate value z_0^j



Apply Dobraunig et al.'s attack strategy



Apply Dobraunig et al.'s attack strategy



But we found 2 problems ! 🤖

Problem 1:

Possibly impractical to have enough ineffective faults

Problem 1:
Possibly impractical to have enough ineffective faults
(with **instruction-skip** faults)

Instruction skip: XOR

Instruction skip: XOR

OP₀ R₂ — —

...

XOR R₂ R₁ R₀

...

OP₂ — R₂ —

Scenario 1 : $R_2 = R_1 \oplus R_0$

Instruction skip: XOR

	No fault	Fault occurs
OP ₀ R ₂ — —	$R_2 = v_2$	
...		
XOR R ₂ R ₁ R ₀		
...		
OP ₂ — R ₂ —		
Scenario 1 : $R_2 = R_1 \oplus R_0$		

Instruction skip: XOR

	No fault	Fault occurs
OP ₀ R ₂ — —	$R_2 = v_2$	
...		
XOR R ₂ R ₁ R ₀	$R_2 = v'_2 = v_1 \oplus v_0$	
...		
OP ₂ — R ₂ —		
Scenario 1 : $R_2 = R_1 \oplus R_0$		

Instruction skip: XOR

	No fault	Fault occurs
OP ₀ R ₂ — —	$R_2 = v_2$	
...		
XOR R ₂ R ₁ R ₀	$R_2 = v'_2 = v_1 \oplus v_0$	
...		
OP ₂ — R ₂ —	v'_2 is used	
Scenario 1 : $R_2 = R_1 \oplus R_0$		

Instruction skip: XOR

	No fault	Fault occurs
OP ₀ R ₂ — —	$R_2 = v_2$	$R_2 = v_2$
...		
XOR R ₂ R ₁ R ₀	$R_2 = v'_2 = v_1 \oplus v_0$	
...		
OP ₂ — R ₂ —	v'_2 is used	
Scenario 1 : $R_2 = R_1 \oplus R_0$		

Instruction skip: XOR

	No fault	Fault occurs
OP ₀ R ₂ — —	$R_2 = v_2$	$R_2 = v_2$
...		
XOR R ₂ R ₁ R ₀	$R_2 = v'_2 = v_1 \oplus v_0$	(skipped)
...		
OP ₂ — R ₂ —	v'_2 is used	
Scenario 1 : $R_2 = R_1 \oplus R_0$		

Instruction skip: XOR

	No fault	Fault occurs
OP ₀ R ₂ — —	$R_2 = v_2$	$R_2 = v_2$
...		
XOR R ₂ R ₁ R ₀	$R_2 = v'_2 = v_1 \oplus v_0$	(skipped)
...		
OP ₂ — R ₂ —	v'_2 is used	v_2 is used
Scenario 1 : $R_2 = R_1 \oplus R_0$		

Instruction skip: XOR

OP₀ R₂ — —

...

XOR R₂ R₁ R₀

...

OP₂ — R₂ —

Scenario 1 : $R_2 = R_1 \oplus R_0$

No fault	Fault occurs
$R_2 = v_2$	$R_2 = v_2$
$R_2 = v'_2 = v_1 \oplus v_0$	(skipped)
v'_2 is used	v_2 is used

Ineffective fault if $v_2 = v'_2$

Instruction skip: XOR

	No fault	Fault occurs
OP ₀ R ₂ — —	$R_2 = v_2$	$R_2 = v_2$
...		
XOR R ₂ R ₁ R ₀	$R_2 = v'_2 = v_1 \oplus v_0$	(skipped)
...		
OP ₂ — R ₂ —	v'_2 is used	v_2 is used
Scenario 1 : $R_2 = R_1 \oplus R_0$	Ineffective fault if $v_2 = v'_2$	

Suppose v_0, v_1, v_2 are uniform,

Instruction skip: XOR

	No fault	Fault occurs
OP ₀ R ₂ — —	$R_2 = v_2$	$R_2 = v_2$
...		
XOR R ₂ R ₁ R ₀	$R_2 = v'_2 = v_1 \oplus v_0$	(skipped)
...		
OP ₂ — R ₂ —	v'_2 is used	v_2 is used
Scenario 1 : $R_2 = R_1 \oplus R_0$	Ineffective fault if $v_2 = v'_2$	

Suppose v_0, v_1, v_2 are uniform, then $\Pr[v_2 = v'_2] = 0.5^w$, w is register bit-width

Instruction skip: XOR

	No fault	Fault occurs
OP ₀ R ₂ — —	$R_2 = v_2$	$R_2 = v_2$
...		
XOR R ₂ R ₁ R ₀	$R_2 = v'_2 = v_1 \oplus v_0$	(skipped)
...		
OP ₂ — R ₂ —	v'_2 is used	v_2 is used
Scenario 1 : $R_2 = R_1 \oplus R_0$	Ineffective fault if $v_2 = v'_2$	

Suppose v_0, v_1, v_2 are uniform, then $\Pr[v_2 = v'_2] = 0.5^w$, w is register bit-width

Architecture	8-bit	32-bit	64-bit
$\Pr[v_2 = v'_2]$			

Instruction skip: XOR

				No fault	Fault occurs
OP ₀	R ₂	—	—	$R_2 = v_2$	$R_2 = v_2$
...					
XOR	R ₂	R ₁	R ₀	$R_2 = v'_2 = v_1 \oplus v_0$	(skipped)
...					
OP ₂	—	R ₂	—	v'_2 is used	v_2 is used
Scenario 1 : $R_2 = R_1 \oplus R_0$				Ineffective fault if $v_2 = v'_2$	

Suppose v_0, v_1, v_2 are uniform, then $\Pr[v_2 = v'_2] = 0.5^w$, w is register bit-width

Architecture	8-bit	32-bit	64-bit
$\Pr[v_2 = v'_2]$	≈ 0.0039		
	👿		

Instruction skip: XOR

				No fault	Fault occurs
OP ₀	R ₂	—	—	$R_2 = v_2$	$R_2 = v_2$
...					
XOR	R ₂	R ₁	R ₀	$R_2 = v'_2 = v_1 \oplus v_0$	(skipped)
...					
OP ₂	—	R ₂	—	v'_2 is used	v_2 is used
Scenario 1 : $R_2 = R_1 \oplus R_0$				Ineffective fault if $v_2 = v'_2$	

Suppose v_0, v_1, v_2 are uniform, then $\Pr[v_2 = v'_2] = 0.5^w$, w is register bit-width

Architecture	8-bit	32-bit	64-bit
$\Pr[v_2 = v'_2]$	≈ 0.0039	≈ 0	≈ 0
			

Instruction skip: XOR

	No fault	Fault occurs
OP ₀ R ₂ — —	$R_2 = v_2$	$R_2 = v_2$
...		
XOR R ₂ R ₁ R ₀	$R_2 = v'_2 = v_1 \oplus v_0$	(skipped)
...		
OP ₂ — R ₂ —	v'_2 is used	v_2 is used
Scenario 1 : $R_2 = R_1 \oplus R_0$	Ineffective fault if $v_2 = v'_2$	

Suppose v_0, v_1, v_2 are uniform, then $\Pr[v_2 = v'_2] = 0.5^w$, w is register bit-width

Architecture	8-bit	32-bit	64-bit
$\Pr[v_2 = v'_2]$	≈ 0.0039	≈ 0	≈ 0
	😈	😡	😡

Impractical to obtain ineffective fault ! 😡

Instruction skip: XOR

OP₀ R₂ — —

$$R_2 = v_2$$

...

XOR R₂ R₁ R₀

$$R_2 = v'_2 = v_1 \oplus v_0$$

...

OP₂ — R₂ —

v'_2 is used

Scenario 1 : $R_2 = R_1 \oplus R_0$

Instruction skip: XOR

OP₀ R₂ — —

$$R_2 = v_2$$

...

XOR R₂ R₁ R₀

$$R_2 = v'_2 = v_1 \oplus v_0$$

...

OP₂ — R₂ —

v'_2 is used

Scenario 1 : $R_2 = R_1 \oplus R_0$

OP₀ R₂ — —

$$R_2 = v_2$$

...

XOR R₂ R₂ R₀

...

OP₂ — R₂ —

Scenario 2 : $R_2 = R_2 \oplus R_0$

Instruction skip: XOR

OP₀ R₂ — —

$$R_2 = v_2$$

...

XOR R₂ R₁ R₀

$$R_2 = v'_2 = v_1 \oplus v_0$$

...

OP₂ — R₂ —

v'_2 is used

Scenario 1 : $R_2 = R_1 \oplus R_0$

OP₀ R₂ — —

$$R_2 = v_2$$

...

XOR R₂ R₂ R₀

$$R_2 = v'_2 = v_2 \oplus v_0$$

(R_2 is reused as source register)

...

OP₂ — R₂ —

v'_2 is used

Scenario 2 : $R_2 = R_2 \oplus R_0$

Instruction skip: XOR, AND, NOT

Probability of an ineffective fault
 $\Pr[v_2 = v'_2]$

XOR (scenario 1)	0.5^w
XOR (scenario 2)	0.5^w

Instruction skip: XOR, AND, NOT

Probability of an ineffective fault
 $\Pr[v_2 = v'_2]$

XOR (scenario 1)	0.5^w
------------------	---------

XOR (scenario 2)	0.5^w
------------------	---------

AND (scenario 1)	0.5^w
------------------	---------

AND (scenario 2)	0.75^w
------------------	----------

Instruction skip: XOR, AND, NOT

Probability of an ineffective fault
 $\Pr[v_2 = v'_2]$

XOR (scenario 1)	0.5^w
------------------	---------

XOR (scenario 2)	0.5^w
------------------	---------

AND (scenario 1)	0.5^w
------------------	---------


AND (scenario 2)	0.75^w
------------------	----------

NOT (scenario 1)	0.5^w
------------------	---------

NOT (scenario 2)	0
------------------	---

Implementations of Ascon


On 320-bit state = 5 x 64-bit words



Implementations of Ascon

On 320-bit state = 5 x 64-bit words


64-bit implementation →




Implementations of Ascon

On 320-bit state = 5 x 64-bit words

64-bit implementation →




32-bit implementation →




Implementations of Ascon

On 320-bit state = 5 x 64-bit words


64-bit implementation →



32-bit implementation →



8-bit implementation →



Apply to 8-bit implementation of Ascon

Skipped Instruction	# Ineffective Faults	Empirical Probability	Theoretical Probability
XOR S1			
XOR S2			
AND S1			
AND S2			
NOT S1			
NOT S2			

Apply to 8-bit implementation of Ascon

♦ $w = 8$

Skipped Instruction	# Ineffective Faults	Empirical Probability	Theoretical Probability
XOR S1			
XOR S2			
AND S1			
AND S2			
NOT S1			
NOT S2			

Apply to 8-bit implementation of Ascon

♦ $w = 8$

Skipped Instruction	# Ineffective Faults	Empirical Probability	Theoretical Probability
XOR S1			0.0039
XOR S2			0.0039
AND S1			0.0039
AND S2			0.1001
NOT S1			0.0039
NOT S2			0

Apply to 8-bit implementation of Ascon

- ♦ $w = 8$
- ♦ 20,000 executions with random inputs

Skipped Instruction	# Ineffective Faults	Empirical Probability	Theoretical Probability
XOR S1			0.0039
XOR S2			0.0039
AND S1			0.0039
AND S2			0.1001
NOT S1			0.0039
NOT S2			0

Apply to 8-bit implementation of Ascon

- ♦ $w = 8$
- ♦ 20,000 executions with random inputs

Skipped Instruction	# Ineffective Faults	Empirical Probability	Theoretical Probability
XOR S1	81		0.0039
XOR S2	79		0.0039
AND S1	80		0.0039
AND S2	2011		0.1001
NOT S1	74		0.0039
NOT S2	0		0

Apply to 8-bit implementation of Ascon

- ♦ $w = 8$
- ♦ 20,000 executions with random inputs

Skipped Instruction	# Ineffective Faults	Empirical Probability	Theoretical Probability
XOR S1	81	0.0040	0.0039
XOR S2	79	0.0040	0.0039
AND S1	80	0.0040	0.0039
AND S2	2011	0.1006	0.1001
NOT S1	74	0.0037	0.0039
NOT S2	0	0	0

Apply to 8-bit implementation of Ascon

- ♦ $w = 8$
- ♦ 20,000 executions with random inputs

Skipped Instruction	# Ineffective Faults	Empirical Probability	Theoretical Probability
XOR S1	81	0.0040	0.0039
XOR S2	79	0.0040	0.0039
AND S1	80	0.0040	0.0039
AND S2	2011	0.1006	0.1001
NOT S1	74	0.0037	0.0039
NOT S2	0	0	0


This confirms our analysis 

Problem 2:
Intermediate value remains uniform


Problem 2:
Intermediate value remains uniform

(with **instruction-skip** on **8-bit** implementation)


Apply Dobraunig et al.'s attack strategy




Apply Dobraunig et al.'s attack strategy




Apply Dobraunig et al.'s attack strategy



Apply Dobraunig et al.'s attack strategy




Apply Dobraunig et al.'s attack strategy



Apply to 8-bit implementation of Ascon

Apply to 8-bit implementation of Ascon



Summary

Main points

Main points

- ✦ Probability of an ineffective fault depends on
 - ▶ Instruction type
 - ▶ Architecture

Main points

✦ Probability of an ineffective fault depends on

- ▶ Instruction type
- ▶ Architecture

Other instructions (OR, ROR,...)? 🤔

Main points

✦ Probability of an ineffective fault depends on

- ▶ Instruction type
- ▶ Architecture

Other instructions (OR, ROR,...)? 🤔

Input data is not uniform? 🤔

Main points

✦ Probability of an ineffective fault depends on

- ▶ Instruction type
- ▶ Architecture

Other instructions (OR, ROR,...)? 🤔

Input data is not uniform? 🤔

✦ Intermediate value may not be biased

- ▶ demonstrated on 8-bit implementation of Ascon
- ▶ failed to apply SIFA

Main points

✦ Probability of an ineffective fault depends on

- ▶ Instruction type
- ▶ Architecture

Other instructions (OR, ROR,...)? 🤔

Input data is not uniform? 🤔

✦ Intermediate value may not be biased

- ▶ demonstrated on 8-bit implementation of Ascon
- ▶ failed to apply SIFA

Choose another intermediate value? 🤔

SIFA on Nonce-based Authenticated Encryption: When does it fail? Application to Ascon

Viet-Sang Nguyen

joint work with Vincent Grosso and Pierre-Louis Cayrel

FDTC

Kuala Lumpur, 14 September 2025



PROPHY ANR-22-CE39-0008-01